至尊百家乐官网赌场娱乐网规则,bet365备用主页器,开心8娱乐城下载(中国)·官方网站

cypress 公司的PSoC? 6 MCU系列產品是用于物聯網(IoT)的高性能超低功耗和安全MCU平臺,組合了雙核微控制器和低功耗閃存技術,數字可編邏輯,高性能模數轉換,標準通信和定時外設,并提供BLE 5.0兼容的無線連接.其32位雙核CPU子系統包括150-MHz Arm? Cortex?-M4F CPU和100-MHz Cortex-M0+ CPU,用戶可選擇的核邏輯工作電壓1.1V或0.9V,集成了雙CPU核的8KB指令緩存,1.1V核工作時Cortex-M4為40 μA/MHz,Cortex-M0+為20 μA/MHz,而0.9V核工作時Cortex-M4為22μA/MHz,Cortex-M0+為15μA/MHz;兩個DMA 控制器每個有16路,低功耗藍牙BT5.0子系統具有50W天線驅動的2.4GHz RF 收發(fā)器,數字PHY,鏈接層引擎支持主從模式和同時四個連接,可編輸出功率高達4dBm,RX靈敏度-95dBm,RSSI為4dB分辨率,支持2Mbps LE數據速率,低功耗1.7V-3.6V工作.本文介紹了PSoC? 6 MCU系列主要特性,框圖,時鐘圖和電源連接圖以及原型板PSoC 6 Wi-Fi BT主要特性,框圖和電路圖.

PSoC? 6 MCU is a high-performance, ultra-low-power and secure MCU platform, purpose-built for IoT applications. The PSoC 63with BLE product family, based on the PSoC 6 MCU platform, is a combination of a dual core microcontroller with low-power flashtechnology, digital programmable logic, high-performance analog-to-digital and standard communication and timing peripherals.ThePSoC 63 family provides wireless connectivity with BLE 5.0 compliance.

PSoC? 6 MCU系列主要特性:

32-bit Dual-Core CPU Subsystem
■ 150-MHz Arm? Cortex?-M4F CPU with single-cycle multiply(Floating Point and Memory Protection Unit)
■ 100-MHz Cortex-M0+ CPU with single-cycle multiply and MPU
■ User-selectable core logic operation at either 1.1 V or 0.9 V
■ 8-KB Instruction Caches for both CPU cores
■ Active CPU current slope with 1.1-V core operation
?Cortex-M4: 40 μA/MHz
?Cortex-M0+: 20 μA/MHz
■ Active CPU current slope with 0.9-V core operation
?Cortex-M4: 22 μA/MHz
?Cortex-M0+: 15 μA/MHz
■ Two DMA controllers with 16 channels each
Flash Memory Subsystem
■ 1-MB Application Flash, 32-KB emulated EEPROM area, and32-KB Supervisory Flash
■ 288-KB SRAM with power and data retention control
■ One-Time-Programmable (OTP) 1-Kb eFuse memory forvalidation and security
Bluetooth Low Energy (Bluetooth Smart) BT 5.0Subsystem
■ 2.4-GHz RF transceiver with 50-W antenna drive
■ Digital PHY
■ Link Layer engine supporting master and slave modes
■ Programmable output power: up to 4 dBm
■ RX sensitivity: –95 dBm
■ RSSI: 4-dB resolution
■ 5.7 mA TX (0 dBm) and 6.7 mA RX (2 Mbps) current with 3.3-Vbattery and internal SIMO Buck converter
■ Link Layer engine supports four connections simultaneously
■ Supports 2 Mbps LE data rate
Low-Power 1.7-V to 3.6-V Operation
■ Six power modes for fine-grained power management
■ Deep Sleep mode current of 7 μA with 64-KB SRAM retention
■ On-chip Single-In Multiple Out (SIMO) DC-DC Buck converter,<1 μA quiescent current
■ Backup domain with 64 bytes of memory and Real-Time Clock
Flexible Clocking Options
■ On-chip crystal oscillators (4 to 35 MHz, and 32 kHz)
■ Phase-locked Loop (PLL) for multiplying clock frequencies
■ 8 MHz Internal Main Oscillator (IMO) with ±2% accuracy
■ Ultra-low-power 32-kHz Internal Low-speed Oscillator (ILO)
■ frequency Locked Loop (FLL) for multiplying IMO frequency
QSPI Interface (QSPI)/Serial Memory Interface (SMIF)
■ Execute-In-Place (XIP) from external Quad SPI Flash
■ On-the-fly encryption and decryption
■ 4-KB cache for greater XIP performance with lower power
■ Supports single, dual, quad, dual-quad, and octal interfaces w/throughput up to 640 Mbps
Serial Communication
■ Nine run-time configurable serial communication blocks(SCBs)
?Eight SCBs: configurable as SPI, I2C, or UARTs
?One Deep Sleep SCB: configurable as SPI or I2C
■ USB Full-Speed Dual-role Host and Device interface
Audio Subsystem
■ Two PDM channels and one I2S channel with TDM mode
Programmable Analog
■ 12-bit 1-Msps SAR ADC with differential and single-endedmodes and 16-channel sequencer with result averaging
■ Two low-power comparators available in Deep Sleep andHibernate modes
■ Built-in temp sensor connected to ADC
■ One 12-bit voltage mode DAC with < 5-μs settling time
■ Twoopamps with low-power operation modes
Up to 78 Programmable GPIOs
■ Two Smart I/O ports (16 I/Os) enable Boolean operations onGPIO pins; available during Deep Sleep
■ Programmable drive modes, strengths, and slew rates
■ Six overvoltage-tolerant (OVT) pins
Capacitive Sensing
■ Cypress CapSense Sigma-Delta (CSD) provides best-in-classSNR, liquid tolerance, and proximity sensing
■ Enables dynamic usage of both self and mutual sensing
■ Automatic hardware tuning (SmartSense?)
Security Built into Platform Architecture
■ ROM-based root of trust via uninterruptible Secure Boot
■ Step-wise authentication of execution images
■ Secure execution of code in execute-only mode for protectedroutines
■ All Debug and Test ingress paths can be disabled
■ Up to eight Protection Contexts
Cryptography Accelerators
■ Hardware acceleration for symmetric and asymmetriccryptographic methods and hash functions
■ True Random Number Generator (TRNG) function
Programmable Digital
■ 12 programmable logic blocks, each with 8 Macrocells and an8-bit data path (called universal digital blocks or UDBs)
■ Usable as drag-and-drop Boolean primitives (gates, registers),or as Verilog programmable blocks
■ Cypress-provided peripheral component library using UDBs toimplement functions such as Communication peripherals (forexample, LIN, UART, SPI, I2C, S/PDIF and other protocols),Waveform Generators, Pseudo-Random Sequence (PRS)generation, and many other functions.)
Energy Profiler
■ Block that provides history of time spent in different powermodes
■ Allows software energy profiling to observe and optimizeenergy consumption
Packages
■ 116-BGA and 104-MCSP packages with PSoC 6 and BLERadio
■ 104-MCSP package with BLE Radio and USB
■ 124-BGA package in the process of qualification
■ 68-QFN package

圖1.PSoC? 6 MCU系列框圖

圖2.PSoC? 6 MCU系列時鐘框圖

圖3.PSoC? 6 MCU系列電源連接圖

評估板CY8CPROTO-062-4343W PSoC 6 Wi-Fi BT

Thank you for your interest in the CY8CPROTO-062-4343W PSoC 6 Wi-Fi BT Prototyping Kit. ThePSoC 6 Wi-Fi BT Prototyping Kit enables you to evaluate and develop your applications using thePSoC 6 MCU and CYW4343W WICED Wi-Fi/BT combo device.

PSoC 6 MCU is Cypress’latest, ultra-low-power PSoC specifically designed for wearables and IoTproducts. PSoC 6 MCU is a true programmable embedded system-on-chip, integrating a 150-MHzArm? Cortex?-M4 as the primary application processor, a 100-MHz Arm Cortex?-M0+ that supportslow-power operations, up to 2 MB Flash and 1 MB SRAM, Secure Digital Host Controller (SDHC)supporting SD/SDIO/eMMC interfaces, CapSense? touch-sensing, and programmable analog anddigital peripherals that allow higher flexibility, in-field tuning of the design, and faster time-to-market.

You can use ModusToolbox? to develop and debug your PSoC 6 MCU and CYW4343W
applications. ModusToolbox software is a set of tools that enable you to integrate Cypress devicesinto your existing development methodology. One of the tools is a multi-platform, Eclipse-basedIntegrated Development Environment (IDE) that supports configuration and applicationdevelopment, called ModusToolbox IDE.

評估板CY8CPROTO-062-4343W PSoC 6 Wi-Fi BT包括:

■ PSoC 6 Wi-Fi BT Prototyping Board
■ USB Type-A to Micro-B cable
■ Quick Start Guide (printed on the kit package)

原型板PSoC 6 Wi-Fi BT主要特性:

■ CY8CMOD-062-4343W PSoC 6 MCU with CYW4343W Wi-Fi BT module that contains
?PSoC 6 MCU with SDHC
?Murata Type 1DX ultra-small 2.4-GHz WLAN and Bluetooth functionality module based onCYW4343W
■ microSD card slot
■ 512-Mbit external Quad SPI NOR Flash that provides a fast, expandable memory for data andcode
■ A thermistor to measure ambient temperature and two PDM microphones for voice input
■ KitProg3 onboard SWD programmer/debugger with USB-UART and USB-I2C bridge functionality
■ CapSense touch-sensing slider (5 elements) and two CapSense buttons, all of which are capableof both self- capacitance (CSD) and mutual-capacitance (CSX) operation
■ A Micro-B connector for USB device interface and a separate Micro-B connector for programming/debug using the KitProg3
■ Expansion headers that are compatible with Digilent? Pmod? modules
■ 1.8 V and 3.3 V operation of PSoC 6 MCU is supported
■ One user LED, a user button, and a reset button for PSoC 6 MCU
■ One Mode selection button and one Mode LED for KitProg3