那曲檬骨新材料有限公司

用戶名: 密 碼: 忘記密碼? 免費注冊

TL16C450--沒有FIFO的單路UART芯片

2009-04-19 16:38本站整理 佚名我要評論(0我要收藏

TL16C450--沒有FIFO的單路UART芯片

The TL16C450 is a CMOS version of an asynchronous communications element (ACE). It typically functions in a microcomputer system as a serial input/output interface.

The TL16C450 performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read and report on the status of the ACE at any point in the ACE's operation. Reported status information includes the type of transfer operation in progress, the status of the operation, and any error conditions encountered.

The TL16C450 ACE includes a programmable, on-board, baud rate generator. This generator is capable of dividing a reference clock input by divisors from 1 to (216 -1) and producing a 16× clock for driving the internal transmitter logic. Provisions are included to use this 16× clock to drive the receiver logic. Also included in the ACE is a complete modem control capability and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link.

特性

Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (216 -1) and Generates an Internal 16× Clock
Full Double Buffering Eliminates the Need for Precise Synchronization
Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added or Deleted to or From the Serial Data Stream
Independent Receiver Clock Input
Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
Fully Programmable Serial Interface Characteristics:
5-, 6-, 7-, or 8-Bit Characters
Even-, Odd-, or No-Parity Bit Generation and Detection
1-, 1 1/2-, or 2-Stop Bit Generation
Baud Generation (dc to 256 Kbit/s)
False Start Bit Detection
Complete Status Reporting Capabilities
3-State TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
Line Break Generation and Detection
Internal Diagnostic Capabilities:
Loopback Controls for Communications Link Fault Isolation
Break, Parity, Overrun, Framing Error Simulation
Fully Prioritized Interrupt System Controls
Modem Control Functions (CTS\, RTS\, DSR\, DTR\, RI\, and DCD\)
Easily Interfaces to Most Popular Microprocessors
Faster Plug-In Replacement for National Semiconductor NS16C450

Number of Channels 1  
FIFOs(bytes) 0  
Operating Voltage(V) 5  
Pin/Package 44PLCC  
Rating Catalog  
Tx / Rx FIFO INT Trig No / No  
Auto RTS/CTS No  
CPU Interface X86  
Baud Rate (max) at Vcc = 1.8V and with 16X Sampling(Mbps) N/A  
Baud Rate (max) at Vcc = 2.5V and with 16X Sampling(Mbps) N/A  
Baud Rate (max) at Vcc = 3.3V and with 16X Sampling(Mbps) N/A  
Baud Rate (max) at Vcc = 5.0V and with 16X Sampling(Mbps) 0.256  

標簽
分享到:

(責任編輯:發燒友)

發表評論,輕松獲取積分:

發表評論表單
評價[必選]:
用戶名: 驗證碼:點擊我更換圖片

請自覺遵守互聯網相關的政策法規,嚴禁發布色情、暴力、反動的言論。

大发888作弊| 理塘县| 澳门足球博彩| 真人百家乐官网作假视频| 百家乐官网真人博彩的玩法技巧和规则| 网上玩百家乐犯法| 圣淘沙百家乐的玩法技巧和规则| 娱乐场| 权威百家乐官网信誉网站| 百家乐投注组合| 威尼斯人娱乐城可信吗| 香港六合彩官方网| 古交市| 博彩百家乐官网画谜网| 伯爵百家乐赌场娱乐网规则| 盈丰国际平台| 皇冠开户正网 | 线上百家乐官网的玩法技巧和规则| 太阳城百家乐主页| 360棋牌游戏大厅| 百家乐官网代理条件| 百家乐去澳门| 奇博网上娱乐| 庞博百家乐官网的玩法技巧和规则| 博发百家乐的玩法技巧和规则| 始兴县| 百家乐真人大头贴| 爱拼百家乐| 金满堂百家乐官网的玩法技巧和规则 | 棋牌类玩具| 金字塔百家乐官网的玩法技巧和规则| 互博百家乐的玩法技巧和规则| 百家乐官网历史路单| 赌百家乐心里技巧| 豪门国际娱乐| 加多宝百家乐官网的玩法技巧和规则 | 云鼎百家乐官网程序开发有限公司| 百家乐赢谷输缩| 聊城市| 新葡京百家乐娱乐城| 谢通门县|